### **UNCLASSIFIED**

# Defense Technical Information Center Compilation Part Notice

# ADP015119

TITLE: RF and DC Characteristics of Low-Leakage InAs/A1Sb HFETs DISTRIBUTION: Approved for public release, distribution unlimited

## This paper is part of the following report:

TITLE: Proceedings IEEE Lester Eastman Conference on High Performance Devices at University of Delaware, Newark, Delaware, August 6, 7, and 8, 2002

To order the complete compilation report, use: ADA423729

The component part is provided here to allow users access to individually authored sections of proceedings, annals, symposia, etc. However, the component should be considered within the context of the overall compilation report and not as a stand-alone technical report.

The following component part numbers comprise the compilation report:

ADP015065 thru ADP015131

UNCLASSIFIED

### RF and DC characteristics of low-leakage InAs/AlSb HFETs

B. Brar, G. Nagy, J. Bergman, G. Sullivan, and P. Rowell Rockwell Scientific Company, Thousand Oaks, CA 91360

H. K. Lin, M. Dahlstrom, C. Kadow, and M. Rodwell University of California, Santa Barbara, CA 93106

#### **Abstract**

InAs/AlSb HFETs with excellent RF and DC properties are reported. The drain currents are 750mA/mm with peak transconductance  $g_m$  of 1.1 S/mm. The gate leakage in is below  $1nA/\mu m^2$  for low gate bias. The threshold voltages of 0.25  $\mu m$  and 0.5  $\mu m$  gate-length devices are -2.5 and -1.5 V respectively, indicating short channel effects are present. Small-signal measurements on a 0.25  $\mu m$  gate-length device show  $f_{\tau}$  of 120 GHz and  $f_{max}$  of 100 GHz at drain voltages below 0.4V.

#### I. Introduction

Electrons in InAs/AlSb HFETs have high low-field mobility, high concentrations, and high peak and saturated velocities. A drawback of the technology is the low "breakdown" voltage associated with the relatively narrow bandgap InAs channel. As a result, InAs/AlSb HFETs are candidates for low-power high-frequency low-noise amplifiers and low-power high-speed digital ICs. For such applications, we must design devices that exhibit high RF and DC performance at low drain and gate voltages. In the present work we report on the high quality characteristics of InAs/AlSb HFETs at drain biases below 0.4V.

#### II. Growth and Process Details

The InAs/AlSb HFET materials were grown by solid-state MBE on a semi-insulating (001) GaAs substrate. Valved cracker cells were used for both the Sb and the As beams. For Te doping, a PbTe source was used. The growth temperatures were calibrated with a pyrometer before starting the growth. Growth was initiated with a 0.1μm thick smoothing layer of GaAs and a 10nm thick transition layer of AlAs just before the nucleation of the 7% mismatched AlSb buffer layer. The AlSb buffer, grown at 570 °C, is 2μm thick and serves primarily to reduce the high density of threading dislocations to below 10<sup>8</sup> cm<sup>-2</sup>. A 0.2 μm thick Al<sub>0.8</sub>Ga<sub>0.2</sub>Sb layer was inserted prior to the growth of the InAs/AlSb HFET layers. The Al<sub>0.8</sub>Ga<sub>0.2</sub>Sb layer provides a stable surface exposed during the mesa isolation fabrication step in the HFET process. The HFET active layers were grown at 500 °C and consisted of an 8nm thick AlSb bottom barrier, a 15nm thick InAs channel, and a 20nm thick AlSb top barrier. The InAs/AlSb interfaces are forced to be "In-Sb like" to provide the best transport properties

for the InAs channel.  $^{2,3}$  Tellurium modulation-doping of the top AlSb barrier is employed to supply the charge to the channel. The modulation doping layer is 3nm thick and separated from the InAs channel by a 5nm thick spacer. Finally, the layers are capped with a 5nm thick layer of In<sub>0.5</sub>Al<sub>0.5</sub>As. The energy band diagram for the device is shown in Figure 1. The In<sub>0.5</sub>Al<sub>0.5</sub>As cap layer serves a dual purpose of protecting the underlying layers from oxidation and reducing gate leakage by increasing the valence band barrier between the channel and the surface.  $^{1,4}$  Hall measurement on the as-grown wafer revealed a 300 K mobility of  $\mu_e$ =16,000 cm<sup>2</sup>/V.s and an electron sheet concentration of N<sub>s</sub>=5x12 cm<sup>-2</sup>.




Figure 1. Energy band diagram of the InAs/AlSb HFET. The channel is modulation doped with Te donors in the top barrier and an In<sub>0.50</sub>Al<sub>0.50</sub>As cap protects the AlSb barrier from oxidation and reduces gate leakage.

InAs/AlSb HFETs were fabricated using a conventional mesa-isolation process with alloyed Pd/Au contacts for the source and drain, and Cr/Au T-gates written with electron beam lithography. No gate-recess was required for these devices. Transmission-line measurements showed a contact resistance of 0.09  $\Omega$ -mm to the channel with a channel sheet resistance of 86 Ohms/square. The sheet resistance is consistent with the value obtained from the hall measurement. Devices with various gate-lengths and widths were written to understand the impact of these parameters on device operation.

#### III. Measurement and Results

The devices show typical output characteristics for InAs/AlSb HFETs with an enhanced drain conductance caused by impact ionization generated holes forward biasing the source-to-channel barrier.<sup>5</sup> We concentrate here on the input characteristics and the sub-threshold

characteristics of the device. Figure 2a shows the drain current and the transconductance  $g_m$  as a function of the gate voltage for an HFET with a gate length of  $0.5\mu m$ . The drain current is a respectable value of 750 mA/mm at a drain voltage of 0.4V. The threshold voltage is -1.5V. The drain current changes only slightly at gate voltages close to zero volts thereby leading to lower  $g_m$  as may be expected for a device operating in the linear region. The  $g_m$  increases as the gate voltage is decreased and the device begins to operate in the saturated regime. We also note that the peak  $g_m$  increases dramatically as the *drain* voltage is increased peaking at a value over 1.1S/mm at a drain bias of 0.4V.




Figure 2 a) Drain current and DC transconductance  $g_m$  as a function of gate voltage for an HFET with a gate length of  $0.5\mu m$ . The drain voltage is stepped at 0.1V with a maximum value of 0.4V. An  $I_{dss}$  of 750 mA/mm and  $g_{m,max}$  of above 1.1 S/mm is excellent at these drain voltages. b) Sub-threshold characteristics of the same device showing very low gate leakage current below 10nA at low gate bias. The excess gate current at higher drain bias is a result of impact ionization in the channel. The dashed line is the drain current at 0V on the drain.

To further understand this increase in the  $g_m$  it is instructive to consider the sub-threshold characteristics of the device as shown in Figure 2b. The gate characteristics in Figure 2b show the previously observed excess gate current bumps associated with the collection of impact-generated holes by the negatively biased gate. The increase in  $g_m$  is commensurate with the excess gate currents. It appears that the dc  $g_m$  is artificially high due to the additional positive charge provided by the holes generated through impact ionization of hot electrons in the channel. The impact-generated holes are known to cause the increased output conductance in these devices, which simply translates into an inflated value for the transconductance.

A significant feature of our devices is their low-bias gate leakage of  $1nA/\mu m^2$ , which is lower than the best published values for the InAs/AlSb HFETs. The low gate leakage is presumably a result of the In<sub>0.5</sub>Al<sub>0.5</sub>As cap layer that presents a valence band barrier and reduces the leakage caused by hole conduction.<sup>4</sup> Devices with gate lengths of 0.25  $\mu$ m were also characterized. The basic DC characteristics were largely similar with the exception of the threshold voltage, which was -2.5V compared to -1.5V for the 0.5  $\mu$ m devices. This is the first indication that short channel effects (drain-induced barrier lowering) affect our present device design.




Figure 2 a) A contour plot of the small-signal current gain cutoff frequency  $f_{\tau}$  for a 40 $\mu$ m wide InAs/AlSb HFET with a 0.25 $\mu$ m gate length for a variety of gate and drain biases. b) A similar plot of the power gain cutoff frequency  $f_{\rm max}$  for the same device. The pad parasitics have not been deembedded from the small-signal data.

The RF characteristics of the devices were measured over a range of biases and contour maps of the RF parameters were generated as a function of dc bias. Figure 3 shows the contour maps for  $f_{\tau}$  and  $f_{\text{max}}$  as a function of bias. For the 0.25 µm gate length HFET we obtain a peak  $f_{\tau}$  of 120 GHz and  $f_{\text{max}}$  of 100 GHz for drain biases between 0.3V and 0.4V. The pad parasitics have not been de-embedded from the RF data. The devices exhibit poor RF performance at low gate biases, almost independent of the (relatively small range in) drain voltage. Given the high threshold voltages of these transistors, the lower  $f_{\tau}$  and  $f_{\text{max}}$  at the low gate biases is a direct consequence of operating the device in its linear region. We also observe that the range in  $f_{\tau}$  for these devices is considerably lower than the relative range of the dc  $g_{\text{m}}$ . The poor correlation between  $f_{\tau}$  and dc  $g_{\text{m}}$  is consistent with our qualitative explanation that the anomalously high dc  $g_{\text{m}}$  reflects charge modulation from sources other than the input signal on the gate.

#### IV. Conclusions

The InAs/AlSb devices presented exhibit high drive current, low gate-leakage, excellent subthreshold characteristics, and good RF properties. Sub-threshold measurements show gate currents below 1nA/µm² at low gate bias. Small-signal measurements on a 0.25 µm gatelength device demonstrate  $f_{\tau}$  of 120 GHz and  $f_{\text{max}}$  of 100 GHz at drain voltages below 0.4V. The absolute threshold voltage for the present device design is high and must be increased above -1V for use in low-power high performance circuits.

### References

<sup>&</sup>lt;sup>1</sup> J.B. Boos, W. Kruppa, B.R. Bennett, D. Park, S.W. Kirchoefer, R.Bass, and H.B. Dietrich, *IEEE Trans*. Electron Devices, 45, 1869 (1998)

<sup>&</sup>lt;sup>2</sup>G. Tuttle, H. Kroemer, J.H. English, J. Appl. Phys. 67, 3032 (1990).

<sup>&</sup>lt;sup>3</sup> M. Thomas, H.-R. Blank, K.C. Wong and H. Kroemer, Journal of Crystal Growth, 175/76, 894 (1997)

<sup>&</sup>lt;sup>4</sup> B. Brar and H. Kroemer, *J. Appl. Phys.*, **83**, 894, (1998).
<sup>5</sup> B. Brar and H. Kroemer, *IEEE Electron Device Lett.*, **16**, 548 (1995).